Siksha Sarovar

Siksha Sarovar (sikshasarovar.com) is a free educational web application that helps students in India learn programming and prepare for academic and competitive exams. The platform offers structured coding courses (C, C++, Python, Java, HTML, CSS, PHP, Power BI, AI, Machine Learning, Data Science), complete university curriculum notes for BCA/MCA students with previous year question papers, Class 10 and Class 12 CBSE/HBSE school notes, and dedicated preparation material for SSC, UPSC, Banking, Railway and other government exams. Browsing the site is completely free and requires no account. Users may optionally sign in with Google solely to save their learning progress, quiz scores and personal preferences across devices.

Privacy Policy | Terms of Service | Contact Siksha Sarovar | About Siksha Sarovar

v4.0.9 · PWA
Siksha Sarovar logo
Siksha Sarovar
Your Learning Universe

Siksha Sarovar is a free e-learning platform for coding courses, BCA university notes and competitive exam preparation. Optional Google sign-in saves your learning progress across devices.

Initializing knowledge base…
Compiling modules 0%

3.4 ATM Adaptation Layers and Traffic Management Framework

Lesson 18 of 34 in the free High Speed Networks notes on Siksha Sarovar, written by Rohit Jangra.

3.4.1 The AAL Protocol Suite

  • AAL1: CBR traffic (Voice). Uses 1 byte of cell payload for Sequencing.
  • AAL2: VBR traffic (Variable Voice).
  • AAL3/4: Legacy data. 4 bytes of overhead per cell.
  • AAL5 (SEAL): Modern data. 0 bytes of overhead per cell, 8-byte frame trailer.

3.4.2 The GCRA (Generic Cell Rate Algorithm) Logic

GCRA is the "Police Officer" of the ATM network.

Conformance Testing Pseudocode:

bool is_conforming(Connection *v, double t_arrival) {
    // T = Increment (1/Rate)
    // L = Limit (Tolerance)
    
    double tat = v->theoretical_arrival_time;
    
    if (t_arrival < tat - v->limit) {
        return false; // Cell too early (Non-conforming)
    }
    
    // Cell is conforming
    v->theoretical_arrival_time = max(t_arrival, tat) + v->increment;
    return true;
}

3.4.3 The AAL5 8-Byte Trailer Structure

NameSizePurpose
UU8 bitsUser-to-User Info.
CPI8 bitsAlignment / Control.
Length16 bitsExact byte count of payload.
CRC-3232 bitsPowerful frame-level check.

3.4.4 Virtual Output Queuing (VOQ)

To avoid the 58% HOL Blocking limit, modern switches maintain a bank of queues at the input. - Input Port 1 has Queue [1$ ightarrow$1], Queue [1$ ightarrow$2], Queue [1$ ightarrow$3]...

  • A central scheduler (iSLIP) matches inputs to outputs in a round-robin fabric.

iSLIP Cycle Logic:

  1. Request: All inputs send requests to all outputs they have cells for.
  2. Grant: Each output selects one input (RR).
  3. Accept: Each input selects one output (RR).
  • This achieves nearly 100% throughput for uniform traffic.